Delay Comparison of Different Switch Architectures
نویسندگان
چکیده
We compare the delays experienced by packet flows when transmitted using different scheduling algorithms across a crossbar switch. The two scheduling algorithms we consider are iterative SLIP [5] and QCSMA [3]. We first compare them under the assumptions that all packets have the same length, and then under the assumption that the half the packets have the maximum allowable length and half have the minimum allowable length. Our findings suggest that the variation in packet length has a non-negligible effect on throughput vs delay results. For longlived TCP connections with varying packet lengths, QCSMA derived schedulers seem to do only marginally better than SLIP. In highly loaded core switches with many short-lived TCP connections, we expect to see a large improvement in delay performance of QCSMA over SLIP.
منابع مشابه
A Comparison of Input Queuing Cell Switch Architectures
Many proposals of input queuing cell switch architectures have recently appeared in the literature. Some have even found application in commercial very high speed IP routers. In this paper we discuss the pros and cons of input and output queuing switch architectures, we provide a taxonomy of scheduling algorithms for input queuing switches, and we present comparative performance results for som...
متن کاملA Comparison of Five Different Multiprocessor SoC Bus Architectures
The performance of a system, especially a multiprocessor system, heavily depends upon the efficiency of its bus architecture. In System-on-a-Chip (SoC), the bus architecture can be devised with advantages such as shorter propagation delay (resulting in a faster bus clock), larger bus width, and multiple buses. This paper presents five different SoC bus architectures for a multiprocessor system:...
متن کاملPerformance Comparison of Wormhole-Routing Priority Switch Architectures
− Temporary nonuniform traffic patterns can severely degrade the performance of wormholerouting multistage interconnection networks in multiprocessor systems. Temporary saturation trees build up inside the network under these traffic patterns that result in a temporary network overload with increased packet delay. Recently, enhanced switch box architectures and priority mechanisms were proposed...
متن کاملمدل عملکردی تحلیلی FPGA برای پردازش با قابلیت پیکربندی مجدد
Optimizing FPGA architectures is one of the key challenges in digital design flow. Traditionally, FPGA designers make use of CAD tools for evaluating architectures in terms of the area, delay and power. Recently, analytical methods have been proposed to optimize the architectures faster and easier. A complete analytical power, area and delay model have received little attention to date. In addi...
متن کاملDesign of Arrayed Waveguide Grating based Optical Switch for High Speed Optical Networks
This paper demonstrates the design of an Arrayed Waveguide Gratings (AWG) based optical switch. In the design both physical and network layer analysis is performed. The physical layer power and noise analysis is done to obtain Bit Error Rate (BER). This has been found that at the higher bit rates, BER is not affected with number of buffer modules. Network layer analysis is done to obtain perfor...
متن کامل